As current generation Xilinx hardware is already partially supported, it would seem to imply everything in between and in the future is doable.